In reply to Yeptho:
This seems like a very unusual situation.
A SystemVerilog clocking block can only be associated with a single clock. You can either use the output of a multiplexer that selects between the two clocks, or you can create two clocking blocks that drive the same signals.