Timing violations at the start of the simulation during an active reset

SystemVerilog
,
4

In reply to dave_59:

Hi Dave,

It’s okay now. I have misspelled the $disable_warnings and $enable_warnings. I forgot to put letter “s” at the end.
Thanks.

Regards,
Reuben