Timing checks or assertion checks

SystemVerilog
, , , , ,
7

In reply to ben@SystemVerilog.us:

Thanks Ben.I have gone through the LRM. I didn’t get how to pass specified limits
for eg: For $width i wanted to have min & max limits is it possible?.

Thanks,
Nagendra.