In reply to gani:
Hi ,
I have coded some timing checks .Is there any way to validate my timing checks.
for eg for assertions we have cover property to check ,check is triggered or not.
Please let me know ,how to validate my timing checks(is it triggering or not)?
Timing checks eg: $setup(data,posedge ck,0.2ns);
Thanks,
Nagendra.
Those are timing checks defined in the 1800 LRM. Vendors, compliant t0 1800, implement those checks. Are you asking for verification of the vendor’s tools? Those checks are very mature by now.
Ben Cohen
http://www.systemverilog.us/ ben@systemverilog.us
- SVA Handbook 4th Edition, 2016 ISBN 978-1518681448
- A Pragmatic Approach to VMM Adoption 2006 ISBN 0-9705394-9-5
- Using PSL/SUGAR for Formal and Dynamic Verification 2nd Edition, 2004, ISBN 0-9705394-6-0
- Real Chip Design and Verification Using Verilog and VHDL, 2002 isbn 0-9705394-2-8
- Component Design by Example ", 2001 ISBN 0-9705394-0-1
- VHDL Coding Styles and Methodologies, 2nd Edition, 1999 ISBN 0-7923-8474-1
- VHDL Answers to Frequently Asked Questions, 2nd Edition ISBN 0-7923-8115