Timescale problem

SystemVerilog
,
2

In reply to moustafaali:

Hi

`timescale must be used outside of design units. Directive will be ignored (IEEE Std 1364-2005). Try keeping it outside of design