Verification Academy
Timescale issue
SystemVerilog
SystemVerilog
,
Timescale-issue
sharvil111
April 23, 2016, 4:19pm
4
In reply to
dave_59
:
Oh yes. Thanks for the pointers. Just an old coding practice.
show post in topic