IMPORTANT NOTICE:
Please be advised that the Verification Academy Forums will be offline for scheduled maintenance on Sunday, March 23rd at 4:00 US/Pacific.
Verification Academy
Time variable rounding
SystemVerilog
rounding
,
realtime
,
time
,
systemverilog-uvm
,
SystemVerilog
RahulPatel
February 7, 2020, 1:27pm
2
In reply to
nrllhclb
:
Check timescale value. Precision should be ps.
`timescale 1ns/1ps
show post in topic