Throughout V/S s_until_with

SystemVerilog
,
4

In reply to hisingh:
With a strong you should have gotten a failure at end of sim.


strong( !($rose(read)  &&  (readID == prev_ID))  throughout        
                ($rose(readAck)  &&  readAckID ==  prev_ID) [->1]);

Contact your vendor