Throughout construct in SVA

In reply to ben@SystemVerilog.us:

"// However,
!c[->1] is equivalent to c[*0:$] ##1 c "

Its not !c[*0:] ##1 !c instead of c[*0:] ##1 c ?