Throughout construct in SVA

SystemVerilog
3

In reply to ben@SystemVerilog.us:

Hi Ben,
Could you please explain why the absence of goto operator does not make the assertion fail when b==0 and c==0?