In reply to chr_sue:
In reply to dave_59:
(3) improving the simulation speed
Do you have any numbers for this? Doesn’t the solver add to the overhead of a SystemVerilog simulation? I have seen the Verilog vs. VHDL comparisons, but I have never seen anything like SystemVerilog vs Verilog.