The way how threading works in assertions

SystemVerilog
, ,
3

In reply to ben@SystemVerilog.us:

$rose(a) ##[1:5] b |-> ##3 c;

waveform

@ben, is this how the waveform looks like for this multi threaded assertion ?