The question about truncation with 32 bits and 8 bits in systemverilog

SystemVerilog
3

In reply to sbellock:

Actually I have this code (sorry to forget paste that line in my original post)