Testing through the write/read uvm reg functions

In reply to megamind:

It depends on the rtl how it behaves.Moreover most of the times you will obey the access policies in the ral model.If at all if your simulation fails when you try to do write frontdoor,I suggest try doing write back door.You may find the actual issue