Testbench signal driving right at clock edge, how does the simulator behave?

SystemVerilog
,
3

In reply to ben@SystemVerilog.us:

Thanks for the detailed reply Ben! I also find it strange that the non-blocking assignment is evaluated as a blocking one.

Does anybody know why the following line would behave as blocking?

#250ns arbif.cb.request <= 1;