In reply to selmenna:
As of today, you cannot synthesize any class based objects into an FPGA. So that means no UVM testbench. There are ways of getting a UVM testbench to communicate with an FPGA, you should talk with your tool vendors for a solution.