Ternary operator wierd behavior

SystemVerilog
3

Thanks Dave,

Now Iam clear the result is getting merged when the condition evaluates to a ambiguous value. But what is the significance does it have by merging the results?