Ternary operator vs if else

SystemVerilog
, , ,
6

Hi Dave,

if question is modified to something like this:
logic ternary_out;
logic x=x;
initial ternary_out = (x) ? 1 :0 );

then ternary_out=x??