Ternary operator vs if else

SystemVerilog
, , ,
3

In reply to dave_59:

So, ternary operators are synthesizable with more realistic behaviour as on RTL. And how about if-else in this situation, is it synthesizable??