In reply to laureen.giac:
The checker construct in SystemVerilog is relatively new, and the tool versions on EDAPlayground are relatively old. The first thing that I see wrong is that you put your checker inside a module and tried to instantiate it into another module. You should be putting your checker in a package and import the package.