SystemVerilog reference error

In reply to dave_59:

Thankyou for replaying me sir…
But i am does’t understand your suggestion.so give me a sample code sir…