SystemVerilog output issue in testbench

[dave_59]

In reply to veeresh_03:

For starters, your testbench toggles j and k, but your module jk_ff never references them.