SystemVerilog Concurrent Assertion Non Constant Delay Range

[cool_cake20]

Hi,

passing an argument is property will not work ? like below

property rising_check(cycle);
@(posedge clk) disable iff(~reset) $rose(a) |-> ##[0:cycle] ($rose(b));
endproperty

assert rising_check(delay);