Systemverilog assertion

[wangjiawen]

In reply to ben@SystemVerilog.us:

Hi Ben,
Thanks a lot! Really appreciate your help! I think ap_abc3 is exactly what I want.