System verilog : stable bus signal assertion

In reply to megamind:

$stable(i) checks that the previous cycle of i == the current cycle of i.
At start, the previous version of i is defined as its initialization value.
What you need is


 property p_must_static (i);
   ##1 ($stable(i));
  endproperty

Ben SystemVerilog.us