System Verilog Mailbox Usage

[javatea]

In reply to liguydp:

module is mainly for RTL design, if you want to pass stuff… just input output …
mailbox is for testbench, most case is declare under class.