System Verilog Covergroups

[hisingh]

In reply to Akhil Mehta:

Simulation isn’t halted when an illegal_bin is hit . We may have multiple errors from illegal_bins being hit during a simulation .