System verilog assertion

UVM
1

Hi,
I have written an assertion to check the W1S register field, but I am seeing that the assertion is going to active but not finishing in certain cases. What could be the possible issue?

2

Please share your code

3

Please provide the code and explain what functionality you tend to achieve with it.