System verilog assertion to check that signal 'a' takes a value only when it has taken some other particular value before

[alexandru_dinu]

In reply to ben@SystemVerilog.us:

Thank you very much. Your complete two examples really put me on track in considering this type of SV Assertions.

Best regards,
Alexandru