Verification Academy
SVA to check if the signal changes on the clock edge
SystemVerilog
SystemVerilog
Sudarshan
June 29, 2017, 3:55pm
4
Thank you Ben and Sharvil for the solutions.
show post in topic