[SVA] signal rises and stays stable check -> how to write an assertion?

SystemVerilog
10

Dear Ben, I just searched the LRM 3.1a and also your book (SVA Handbook), but have not found the strong qualifier description there…
Where can I learn about this qualifier (and others, which I probably missed)?
Thank you!