SVA- How we can write property such that it will check OUT_BITS increment and decrement

[rkg1]

In reply to ben@SystemVerilog.us:

HI Ben,

Thanks for suggestion.