SVA- How we can write property such that it will check OUT_BITS increment and decrement

SystemVerilog
,
2

In reply to rkg_:

Write 2 assertions, one for the increment and one for the decrement.
If you know anything about SVA, then you would know about the implications operators.
To learn SVA you need to write a model and also study the language.
Ben