In reply to ben@SystemVerilog.us:
Hi Ben,
Can you explain why “%t sampled q=%d, current q=%d, past q=%d, var w=%d” is getting printed before “%t sampled q=%d, current q=%d, past q=%d, var y=%d” although it has ##0 delay ?
In assertion the $display will get evaluated in active region or re-active region?