SVA disable iff not working as expected

SystemVerilog
4

You never showed is the message or gave a complete example to reproduce it.

See Within ' disable iff ( ! reset ) , is the reset synchronous OR asynchronous? - #2 by ben2