SVA: condition met between two disabled sections not showing pass/finish

In reply to ben@SystemVerilog.us:
thanks