In reply to ben@SystemVerilog.us:
Sorry for late reply. thanks for the suggestions. I will try and let you know.