SVA: Assertion to check timing difference between a clock and a reset signal

SystemVerilog
4

In reply to ben@SystemVerilog.us:

Hi Ben, Thank you for the reply, but I have already used the inital begin to invoke the assertion. However I do not need the enable signal anymore and just need to check the timing difference between the first posedge of the REFCLK and the RESETB.