In reply to ben@SystemVerilog.us:
Hi Ben,
Can you give an example for one of these? I’ve been working to break them apart, but it’s not easy to get all cases covered. I’m thinking there’s some better way but I’ve yet to come up with it.
Thanks,
Noah