bit [1:5] [1:6] v4 [1:7] [1:8];
how it will look like in memory storage ? can you draw diagram of same?
In reply to juhi_p:
Ben SystemVerilog.us
In reply to ben@SystemVerilog.us:
Thanks ben.
Also see Difference between Packed and UnPacked Arrays | Verification Academy