SV Assertions for Round robin Arbiter

SystemVerilog
,
6

Thank you Ben For giving me an idea. I am trying it