SV assertions for common design components with multiple instances

SystemVerilog
9

In reply to dave_59:

Thanks Dave for your elaborate explanation; I really appreciate it. I have one question:
In which module exactly should I be writing the statement bind FIFO fifo_assertions fa_1(Full,Empty);?