SV assertions for common design components with multiple instances

SystemVerilog
6

In reply to aming:

Thanks aming, but including the file having SV assertions inside a Verilog RTL file doesn’t serve the purpose. As I have mentioned, I want to keep the Verilog and SV codes separate and not mix them.