SV assertions for common design components with multiple instances

SystemVerilog
14

In reply to ben@SystemVerilog.us:

thank for your reply, Ben

how to switch assertions off in UVM testcase class, where assertions are binded in UVM testbench top level and are attached to the DUT.sub_module.sub_sub_modules.

Thanks,
Chao