SV Assertions for Arbiter priority

[Vignesh_Raghavan]

In reply to ben@SystemVerilog.us:

Thanks Ben…