SV assertion query

SystemVerilog
,
8

In reply to ben@SystemVerilog.us:

Hi,Ben.
I was wondering if it is possible to replace

always @(posedge clk) !ack

with

always !ack