SV assertion query

SystemVerilog
,
3

In reply to ben@SystemVerilog.us:

Thank you Ben for the quick response. Will there be any scenario expression[*0:] will be useful? It should always be expression[*1:] right?