In reply to DVJoe:
See my solution at https://verificationacademy.com/forums/systemverilog/assertion-req-and-gnt-signals