SV assertion for verifying a sequence of events not working

SystemVerilog
3

In reply to ben@SystemVerilog.us:

That’s exactly what happened. Only if I fail expr1, the assertion was erroring out.

I will check with your solution soon and update you.

Thanks so much for helping out.