String generation using system Verilog

SystemVerilog
2

In reply to haykp:

You can’t create variable references out of strings. You could create an array for the TB_*_L regs and reference them using an index.